Advantech PCI-1757UP Spezifikationen PDF herunterladen (Seite 23)

Chapter 3 Function Description 19

Initial Configuration

The initial configuration of each port depends on the software or

switch SW2 setting of each port as input or output port, on the setting

of the jumper JP1 to set the hot reset type.

3.3 Interrupt Function

Interrupt Function of the DIO Signals

Two I/O pins (PC0 and PC1) can be used to generate hardware

interrupts. A user can program the interrupt control register (Base + 32)

to select the interrupt sources.

The "Interrupt Control Register" (Base + 32) controls the interrupt

signal source, edge and flag. Table 3-2 shows the bit map of the

interrupt control register. The register is a readable/writable register.

When writing to it, it is used as a control register, and when reading

from it, it is used as a status register.

Bit#

D7 D6 D5 D4 D3 D2 D1 D0

X X X X F E M1 M0

Table 3-2: Interrupt control register bit map

M0 and M1: "mode bits" of port 0

E: triggering edge control bits

F: flag bits

X: don’t care

1 2 ... 18 19 20 21 22 23 24 25 26 27 28 29

Keine Kommentare

Advantech PCI-1757UP Spezifikationen Seite 23